HP 13255

DISPLAY EXPANSION MODULE

Manual Part No. 13255-91024

REVISED

SEP-06-77

DATA TERMINAL TECHNICAL INFORMATION





1.0 INTRODUCTION.

The Display Expansion Module provides three additional display enhancements to the display subsystem: underline, half-bright, and blinking fields. It also adds the capability for supporting up to three alternate 128-character sets of either the alphanumeric or microvector type. All timing and control signals for the module are received from the Display Controller Module.

2.0 OPERATING PARAMETERS.

A summary of operating parameters for the Display Expansion Module is contained in taples 1.0 through 6.0.

Table 1.0 Physical Parameters

Part Number	Nomenclature	===== == ==	Size (I, x W x D) +/=0.100 Inches	Weight (Pounds)
02640-60022		1	N/A 12.9 x 4.0 x 0.5	N/A 0.44
	wumber of backplane Slots i	==== Regui	red: 1	

HP 13255

DISPLAY EXPANSION MODULE

Manual Part No. 13255-91024

REVISED

SEP-06-77

NOTICE

The information contained in this document is subject to change without notice.

HEWLETT-PACKARD MAKES NO WARRANTY OF ANY KIND WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPUSE. Hewlett-Packard shall not be liable for errors contained herein or for incidental or consequential damages in connection with the furnishing, performance, or use of this material.

This document contains proprietary information which is protected by copyright. All rights are reserved. No part of this document may be photocopied or reproduced without the prior written consent of Hewlett-Packard Company.

Copyright c 1976 by HEWLETT-PACKARD COMPANY

NOTE: This document is part of the 264XX DATA TERMINAL product series Technical Information Package (HP 13255).

1.0 INTRODUCTION.

The Display Expansion Module provides three additional display enhancements to the display subsystem: underline, half-bright, and blinking fields. It also adds the capability for supporting up to three alternate 128-character sets of either the alphanumeric or microvector type. All timing and control signals for the module are received from the Display Controller Module.

2.0 OPERATING PARAMETERS.

A summary of operating parameters for the Display Expansion Module is contained in taples 1.0 through 6.0.

Table 1.0 Physical Parameters

=			====	:======================================	========
J	Part !		ł	Size (L x W x D)	Weight
ı	Number (Nomenclature	Ì	+/-0.100 Inches	(Pounds)ı
- 1	======================================	**************************************	== =		=======
١	l i		1	1	1
١	1		ì	1	i i
1	1		i		1
-	02640-60022 1	Top Plane Connector Ass'y	ı	N/A	N/A
1	1		İ		1
١	02640-60024	Display Enhancement PCA	1	$12.9 \times 4.0 \times 0.5$	0.44
-	1		1	1	1
-	1		i	1	i i
١	l t		1	1	1
ı	=======================================		====	=======================================	========
ı					ı
Ì	f .	Number of backplane Slots	Regu	ired: 1	1
ļ					1
=			====		

Table 2.0 Reliability and Environmental Information

= = : 			=====						
İ									i
 	Environmental:	: (X) H	P Class (В () Other	:		i
!	B								į
! 	Restrictions:	гуре	testea	at produ	nct level				1
!									i
! ! =:		======	=====	=======		======	=======	=======	:=====
1		aitur e	Pate.	1 094	(percent	ner 10	100 hours)		!
İ	·	arreit c	1.400	I • 1/ J 4	Colecine	per in	· ·		i

Table 3.0 Power Supply and Clock Requirements - Measured (At +/-5% Unless Otherwise Specified)

+5 Volt Supply +12 Volt Supply	-12 Volt Supply -42 Volt Supply
@ 350 mA @ mA	0 22 mA
l 115 volts ac	220 volts ac
e A	@ A
NOT APPLICABLE	NOT APPLICABLE
Clock Frequency:	21.06 MHz
 	,

Table 4.0 Jumper Definitions

PCA	Function			
Designation	Jr.	l Out		
₩ 1	 	 		
₩2	Alternate Character Set 1 Is of the alphanumeric type	 Alternate Character Set 1 is of the microvector type		
ખંકે	, , , , , , , , , , , , , , , , , , , ,	 Alternate Character Set 2 contains 64 Characters 		
Wá		Alternate Character Set 2 is of the microvector type		
₩5	Alternate Character Set 3 contains 128 Characters			
W6	Alternate Character Set 3 is of the alphanumeric type			

Table 5.0 Connector Information

Connector Signal Bignal Description		Table 5.0	O Connector Information		
and Pin No. Name					
P1, Pin					
-2	and Pin No.	l wame	Description		
-2	l Di Dim i		1 .F italt Daves Comple		
-3	PI, PID I	† +5 V	i +2 voit bomet Subbit		
-3		l.	1		
-3 -4 -12V -12 Volt Power Supply	-2	•	• •		
P1, Pin 5			i) Not used		
P1, Pin 5 through Pin 22 P1, Pin A GND Ground Common Return (Power and Supply) -R	-3				
P1, Pin 5 through Pin 22 P1, Pin A GND Ground Common Return (Power and Supply) -R		407	1		
through Pin 22	-4	-12V	i =12 voit Power Supply		
through Pin 22	1 04 Din 5				
Pin 22 Pi, Pin A GND Ground Common Return (Power and Supply) -B			• •		
P1, Pin A GND Ground Common Return (Power and Supply) -B					
-B	P1n 22		1		
-B	I Di Din A	CAD	Cround Common Datum (Down and Cumple)		
-C	PI, PIN A	GND	i Ground Common Return (Power and Supply) i		
-C	_ TO († 		
-C PWR ON System Power On	-n		•		
-D PWR DN System Power Un -E BUSO Negative True, pata Bus Bit 0 -F Not Used -H BUS2 Negative True, Data Bus Bit 2 -J BUS3 Negative True, Data Bus Bit 3 -K BUS4 Megative True, Data Bus Bit 4 -L BUS5 Negative True, Data Bus Bit 5 P1, Pin M			I) NOT USed		
-E BUSO Negative True, Data Bus Bit 0 -F Not Used -H BUS2 Negative True, Data Bus Bit 2 -J BUS3 Negative True, Data Bus Bit 3 -K BUS4 Megative True, Data Bus Bit 4 -L BUS5 Negative True, Data Bus Bit 5 P1, Pin M	1 -0 1		17 , 1		
-E BUSO Negative True, Data Bus Bit 0 -F Not Used -H BUS2 Negative True, Data Bus Bit 2 -J BUS3 Negative True, Data Bus Bit 3 -K BUS4 Megative True, Data Bus Bit 4 -L BUS5 Negative True, Data Bus Bit 5 P1, Pin M	1 -D	i Duib AN	1 Sustan Dawar Ca		
-F Not Used -H BUS2 Negative True, Data Bus Bit 2 -J BUS3 Negative True, Data Bus Bit 3 -K BUS4 Megative True, Data Bus Bit 4 -I BUS5 Negative True, Data Bus Bit 5 P1, Pin M	-0	PWR UN	i System Power on		
-F Not Used -H BUS2 Negative True, Data Bus Bit 2 -J BUS3 Negative True, Data Bus Bit 3 -K BUS4 Megative True, Data Bus Bit 4 -I BUS5 Negative True, Data Bus Bit 5 P1, Pin M	- F	1	I Magativa Trua wata Rus Rit O		
-H BUS2 Negative True, Data Bus Bit 2	- L.	, 1000	I wedgetive five, pata bus hit o		
-H BUS2 Negative True, Data Bus Bit 2	_ C'		l Not lised		
-J BUS3 Negative True, Data Bus Rit 3 -K BUS4 Megative True, Data Bus Bit 4 -L BUS5 Negative True, Data Bus Bit 5 P1, Pin M	1	! 	1		
-J BUS3 Negative True, Data Bus Rit 3 -K BUS4 Megative True, Data Bus Bit 4 -L BUS5 Negative True, Data Bus Bit 5 P1, Pin M		BHS2			
-K BUS4 Megative True, Data Bus Bit 4 BUS5 Negative True, Data Bus Bit 5 P1, Pin M Bus Controller Priority In PRIOR DUT Bus Controller Priority Out P1, Pin V Bus Controller Priority Out P1, P1 P2 P3 P4 P4 P4 P4 P4 P4 P4	i		I regulate fract page bus ble 2		
-K BUS4 Megative True, Data Bus Bit 4 BUS5 Negative True, Data Bus Bit 5 P1, Pin M Pin S Pin S P1 PRIOR IN Bus Controller Priority In PRIOR OUT Bus Controller Priority Out P1, Pin V P2 P3 P3 P3 P4 P4 P4 P4 P4	i ī	BUS3	Negative True, Data Bus Bit 3		
-I. BUS5 Negative True, Data Bus Bit 5 P1, Pin M P1 Not Used Pin S PRIOR IN Bus Controller Priority In PRIOR OUT Bus Controller Priority Out P1, Pin V P1, Pin V P1, Pin V P1, Not Used P1 Not Used P2 P3 P3 P4 P4 P4 P4 P4 P4	i	1	1		
-I. BUS5 Negative True, Data Bus Bit 5 P1, Pin M PRIOR IN Bus Controller Priority In PRIOR OUT Bus Controller Priority Out P1, Pin V P1, Pin V PN Used P1 Not Used P1 Not Used P1 Not Used P2 Not Used P2 Not Used P3 Not Used	K	8054	Megative frue. Data Bus Bit 4		
P1, Pin M	ì	17301	1		
P1, Pin M	-I.	Buss	Negative True. Data Bus Bit 5		
through Not Used		1	1		
through Not Used	P1, Pin M]	1}		
Pin S		I	1) Not Used		
-T PRIOR IN Bus Controller Priority In -U PRIOR OUT Bus Controller Priority Out P1, Pin V		}			
-U PRIUR OUT Bus Controller Priority Out P1, Pin V	1	I	1		
-U PRIUR OUT Bus Controller Priority Out P1, Pin V	-т	PRIOR IN			
P1, Pin V		1	1		
P1, Pin V	- U	PRIOR OUT	Bus Controller Priority Out		
I through I Not Used	, i				
I through I Not Used	1 P1, Pin V	1	1}		
		l	()		
		=======================================			

Table 5.1 Connector Information

	Table 5.1	Connector information
Connector	Signal (Signal
and Pin No.	Name	Description
P2, Pin 1	GND	Ground
-2	LC0	Scan Line Counter Bit 0
-3	LC2	Scan Line Counter Bit 2
-4	BITO	ASCII Bit 0
i - 5 i	RIT4	ASCII Bit 4
-6 i	B1T2	ASCII Bit 2
-7 (BIT5	ASCII Bit 5
	BSS1	Negative True, Buffered Set Select Bit 1
-9		Not Used
-10		
-11	DBITI	Negative True, Dot 1 Output
-12	DBIT3	Negative True, Dot 3 Output
-13 -13	DBIT5	Negative True, Dot 5 Output
-14 i	DBIT7	Megative True, Dot 7 Output
i -15 i	GND GND	Ground

Table 5.1 Connector Information (Cont'd.)

=======================================	rapie 2.1	connector into mation (tont a.)
Connector and Pin No.	Signal Mame	Signal i Description
P2, Pin A	GND	Ground
H-	LC1	Scan Line Counter Bit 1
-c	LC3	Scan Line Counter Bit 3
- D	BIT6	ASCII Bit 6
-E	BIT3	ASCII Pit 3
- F	PIT1	ASCII Bit 1
-н	 8880	Negative True, Buffered Set Select Bit 0
- J) Not Usea
-K		}
-L	DRITO	Negative True, Dot 0 Dutput
) -M	DBIT2	Negative True, Dot 2 Output
1 -N	DBIT4	Negative True, Dot 4 Output
-P	DBIT6	Negative True, Dot 6 Output
 -P	DRIT8	Negative True, Dot 8 Dutput
-s i	GND	Ground

5.2 Connector Information

		Counector Information
Connector	Маже	Signal Description
1		
P3, Pin 1	00	Negative True, Character Dot Position 0
-2		Not Used
-3	103	Negative True, Column Count 103
-4	BUFCLK	Enhancement Buffer Clock
-5	01	Negative True, Character Dot Position 1
-6		Not
- 7		I) Usea
1		1
-8	EVEN	Even Row
-9	LBLOAD	Bus Buffer Load
i -10	· 	} Not
-11	,	l) Used
1		ì
-12	BBL I	Negative True, Buffered Blink
-13		Not Used
-14	30B	Negative True, Buffered Underline
-15	OUF HEF BRT	Negative True, Buffered Half-Bright
-16	BSS0	Negative True, Buffered Set Select Bit 0
-17	PSS1	Negative True, Buffered Set Select Bit 1
-18	81	Negative True, Column Count 81
-19	 	 } Not
-20	 	Used
-20	,	1
-21	LOAD (Line Buffer Load
-22	XBITS1	Negative True, External Bit Stream 1
		:====================================

Table 5.2 Connector Information (Cont'd.)

Table 5.2 Connector Information (Cont'd.)					
Connector	- · · · · · · · · · · · · · · · · · · ·	Signal			
and Pin No.		Description			
P3, Pin A	DSPY CLK	21.060 MHz Display Clock			
-в	GND	Ground			
-c	! ! !	Not Used			
-D	D8	Negative True, Character Dot Position 8			
- F;	14	Negative True, Scan Line Counter Reset			
-F	, 	Not Used			
-н	VRTCLK I	Scan Line Counter Clock			
- J		Not Used			
-к	OCIPC	Line Buffer Circulation			
-L	OCIRCEN I	Line Buffer Circulation Enable			
_ M	INTSET	Display Controller Interrupt			
- 10	· 1	Not Usea			
-P	BITO	Negative True, ASCII Bit 0			
-R	8171	Negative True, ASCII Bit 1			
-s	BIT2	Megative True, ASCII Bit 2			
-т 1	BIT3	Negative True, ASCII bit 3			
-u	81T4	Negative True, ASCII Bit 4			
- V	BIT5	Negative True, ASCII Bit 5			
- W	l 81T6 l	Negative True, ASCII Bit 6			
1 -X	i 	Not Used I			
-Y	I GND I	Ground I			
-Z	(====================================	Not Used			

Table 6.0 Module Bus Pin Assignments

Function		Bus I
Performed: Put Data Bits B0, B2, B3, B4, and B5	Value	Signal I
Into holding Register	======	=======================================
l	I N/A	ADDR 15 I
Poll Bit: Not Applicable	I N/A	ADDR 14
1	I N/A	ADDR 13 I
Module Address: Not Applicable	I N/A	ADDR 12
	I N/A	•
	I N/A	ADDR 10
		ADDR 9 I
Function Specifier: Not Applicable		ADDR 8
	I N/A	
	I N/A	
		ADDR 5 I
	N/A	
Data Bus Bit Interpretation: The data bits	I N/A	
(B0, R2, B3, B4, and B5) are loaged under	I N/A	
DMA control.	N/A	
	N/A	ADDR 0
B7: Not Used	======	
	•	BUS 7
	86	
	1 B5 1	
B6: Not Used		BUS 4
	B3	
		BUS 2
f B5: Holds the Set Select Bit 1	61 B0	BUS 1 BUS 0
B5: Holds the Set Select Bit 1		
		al 1=Bus Low
		al 0=Bus High!
	X=Don't	
i bi. noids the bet belett bit o		Care
		;
B3: Holds the Half-Bright Feature		·
By Hords the Harr Mrrane Federal		·
		i
		i
B2: Holds the Underline Feature		i
		ĺ
		İ
B1: Not Used		Ì
		1
I		i
I		i
BO: Holds the blink Feature		i
	=======	

3.0 FUNCTIONAL DESCRIPTION. Refer to the block diagram (figure 1), schematic diagram (figure 2), timing diagram (figure 3), component location diagram (figure 4), and parts lists (02640-60022 and 02640-60024) located in the appendix.

The Display Expansion Module provides the additional display control word width and thus supports the three additional display features and the two set select bits. The module receives all of its timing and control information from the Display Controller Module and is slaved to it. The Display Expansion Module functions as an adjunct to the minimum display subsystem. The module's output consists of an external

bit stream (XBITS1) display enhancement control lines BUL, BUF HLF BRT,

and BBL, and the two set select lines BSSO and BSS1. Electrically, its line buffers operate in parallel with those on the Display Memory Access (DMA) PCA.

- 3.1 REFRESH AND LOAD LOGIC.
- 3.1.1 The refresh and load logic drives the clock and control lines of the line buffers. In addition, the logic toggles the line buffers and sends to each one the appropriate clock signals and recirculate commands.
- The retresh and load logic controls the line buffers and the dual two-line-to-one-line multiplexer. Its input signals are the circulation clock for the line buffers (the logical AND of OCIRC and OCIRCEN) and the LOAD signal from the Display Memory Access PCA. OCIRC is a continuous circulation signal gated into bursts of 80 pulses by OCIREN. The EVEN signal controls the multiplexer. When it is high, the DMA controls the clock lines of line buffers U42 and U22. Simultaneously, the display controller circulates the previously loaded information in line buffers U41 and U21 fifteen times, via the OCIRC signal. At the end of the fifteenth scan line of the row, EVEN changes state, the INTSET signal clears the holding register, and the roles of the pairs of line buffers are reversed.

- 3.2 HOLDING REGISTER.
- 3.2.1 The holding register (U31 and U51) is a 5-bit register which stores the display enhancement and set select bits received from the data bus.
- 3.2.2 Information in the holding register is strobed in by means of LBLOAD under controls of the DMA PCA. The information is buffered and subsequently available for entry into the off-screen line buffer (as determined by the EVEN signal). At the end of a row (end of the fifteenth scan line), IMTSET clears out the holding register before a new row is started by the DMA PCA.
- 3.3 LINE BUFFERS.
- 3.3.1 The line buffer block consists of two pairs of shift registers (U21, U41, and U22, U42) which hold the underline, half-bright, and blinking enhancement bits along with the two set select bits. They are toggled by the Display Control PCA, each one alternately being loaded by the DMA PCA from the terminal data bus and then cycled 15 times for display on the CRT.
- 3.3.2 The two line buffers are each 5 bits by 80 bits in length. They operate in parallel with the line buffers on the DMA PCA and, therefore, expand the display control word width by five bits. The line buffers are toggled by the EVEN signal. While one line buffer is being recirculated fifteen times by OCIRC, the other is being loaded by the DMA PCA via EOAD. The outputs of the line buffers are routed to U11 and U32 which act as a five channel two-line-to-one-line multiplexer with latching outputs. The circulated line buffer is selected by EVEN

and is loaded into the latch during character dot position 1 (D1). The output of the latch then consists of the three display enhancement sig-

nals, HBEN, UNEN, BLEN and the two buffered set select bits, BSSO and

BSS1. The signals appear character synchronously with the corresponding ASCII from the DMA PCA.

- 3.4 64/128 CHARACTER SET.
- 3.4.1 Two 1024-word by 8-bit bipolar ROMs comprise one 128-character alphanumeric type character set. The 128-character microvector sets utilize two 1024-word by 9-bit ROMs.
- 3.4.2 Each 64-character alphanumeric character set is encoded into a 1024-word by 8-bit bipolar ROM. A 128-character set requires two ROMs. In the case of microvector type character sets, each 64-character set is encoded in a 1024-word by 9-bit ROM. Both types of ROMs have identical pinouts. The alphanumeric POMs have an additional CHIP ENABLE pin which corresponds to an output line on the microvector ROMs.
- 3.5 CHARACTER SET DECODER.
- 3.5.1 The character set decoder selects the two buffered set select bits,

 BSS0 and BSS1, to enable the three alternate character sets.
- 3.5.2 The character set decoder selects BSSO as the LSB and BSS1 as the MSB. The three output lines of U47 are negative true. As a character set is enabled, the corresponding POM sockets are enabled via the E1 signal at U210, U310, U410, U29, U39, and U49, Pins 21. If the base set (SETO) is utilized, then BSSO and BSS1 are both high and the character ROMs on the Display Control PCA are enabled.
- 3.6 CHARACTER SET ENCODER.
- 3.6.1 The character set encoder's output signal reflects the state of the Set-Type Jumper (w2, W4, or W6) of the alternate character set being currently addressed by buffered set select bits BSSO and BSS1.
- 3.6.2 The SHIFT ENABLE (U28, Pin 7) signal controls the shifter logic. When the selected set is of the alphanumeric type, DBITO functions as the half-shift control bit. When the selected set is of the microvector type, then DBITO and DBITS are mapped into dot position 0 and 8 respectively.

- 3.7 CHARACTER SELECT LOGIC.
- 3.7.1 The character select logic is set up by means of Jumpers W1, W3, and W5 (each alternate character set to be either 64- or 128-characters in length). It also enables the appropriate upper case or lower case character ROM depending on the ASCII code from the DMA PCA being processed.
- This logic selects which ROM of the selected set will be enabled. When BIT5 and BIT6 of the incoming ASCII are both high or both low, then the characters correspond to the control codes (00-37B) or lower case characters (140-177B) respectively. Otherwise, they are upper case characters (40-137B).

when the character select Jumpers w1, w3, and w5 are installed (128 characters), then the corresponding upper case ROM is enabled when

BIT5 and BIT6 are the same. When the character set select jumpers are removed (64 characters), then the upper case ROM is disabled only when

both BIT5 and BIT6 are high. This causes lower case codes to be upshifted to their respective upper case characters and control codes to display nothing.

- 3.8 SCAN LINE COUNTER.
- 3.8.1 The scan line counter is a local modulo 15 counter synchronized to the scan line counter on the Display Control PCA. It provides a local source of the four scan line count bits required by the character ROMs.
- 3.8.2 The scan line counter (U48) is a 4-bit synchronous counter driven by VRTCLK from the Display Control PCA logic. Every 15 lines, it is reset

by 14. This forces the counter to sequence from a count of 0 to 14. The four output lines of the counter form the four least significant bits of the ROM address, the six most significant bits being the incoming ASCII codes.

- 3.9 SHIFTER LOGIC.
- 3.9.1 The shifter logic plock generates the Shift Clock signal applied to the parallel-to-serial converter. It accepts the DBITO signal from the character ROMs and it the accessed character set is of the alphanumeric type, it generates half-shifted clock signals. If the set is of the microvector type, the shifter logic accepts the DBITO and inserts it into the serial pit stream along with DBITO.
- The shifter logic generates the SHFT (U34, Pin 6) signal which clocks the parallel-to-serial converter. The logic is controlled by both

 DBITO and the SHIFT ENABLE signal. When the selected character set is of the alphanumeric type, SHIFT ENABLE and SHIFT ENABLE at U36, Pin 6 allow the half-shift control bit (DBITO of the character POMs) to influence the shifter into U38, Pin 9. When the selected character set is of the microvector type, then DBITO is interpreted as a data bit.

Shift pulses can occur on either the leading edge of the display clock (half-shifted) or on the trailing edge (not half-shifted), depending on the state of DBITO. A shift pulse always occurs during dot position time to parallel load the data from the character ROMs into the parallel-to-serial converter.

- 3.10 PARALLEL-TO-SERIAL CONVERTER.
- 3.10.1 The parallel-to-serial converter is loaded with the ROm output word and receives a Shift Clock (SHFT) signal from U34, Pin 6. The parallel data is serially shifted out; is merged with DBIT8 and DBIT0; and becomes the external serial bit stream, XBITS1.

- 3.10.2 The parallel-to-serial converter consists of U58 (which handles bits

 1 through 7) and U46 (which merges those seven bits with DBITO and

 OBITS). During dot position 8 time, the load line of U58 at Pin 15 is kept low and a snift pulse stream shifts the information serially into
 - 046. If the selected character set is of the microvector type, DBITO and buffered DBIT8 are merged with the output of U58 to form the serial bit stream, XBITS1. This serial signal, in turn, is sent to the Display Control PCA via the P3 connector where it is merged with the minimum system bit stream.
- 3.11 ENHARCEMENT GENERATOR.
- 3.11.1 The enhancement generator is a 3-bit register which receives the display enhancement signals from the line buffers; holds them for one character time; and outputs them to the Display Control PCA. A field position alignment one-shot allows the half-bright display feature to be positioned exactly over the character to which it is applied, thus compensating for accumulated delays in the video generator.
- 3.11.2 The three latenes in the enhancement generator receive the enhancement signals from the line buffers and hold them during the read access cycle of the character POMs. The underline and blinking latches are directly loaded by BUFCLK while the half-bright latch is clocked by one-shot U13. The FIELD alignment potentiometer is used to compensate the half-bright signal against the accumulated delays incurred by the video signal.







Figure 1
Display Expansion Module Block Diagram SEP-06-77
13255-91024



Display Enhancement PCA Schematic Diagram SEP-06-77 13255-91024





Replaceable Parts

Reference Designation	HP Part Number	Qty	Description	Mfr Code	Mfr Part Number
	02 640-60022	1	CONNECTOR ASSEMBLY (A)	28480	02640-60022
•			CONNECTOR ASSEMBLY (4) REVISION DATE: 12-01-76 BUMPER FOOT. 025* M		9668
	04C3-0347 1251-1887	4	BUMPER FOOT, 0-25" W CONNECTOR-PC EDGE 22-CONT/ROW 2-ROWS	13862 71785	252-22-30-340
			•		

Replaceable Parts

Reference Designation	HP Part Number	Qty	Description	Mfr Code	Mfr Part Number
:	02640-60024	1	DISPLAY ENHANCEMENT ASSEMBLY DATE CODE: B-1505-22 REVISION DATE: 07-15-77	28480	02640-60024
C1 C2 C3 C4 C5	01 80-1746 01 80-0393 01 60-0393 01 80-0393 01 60-2055	1 3	CAPACITOR-FXC 15UF+-10% 20VUC TA CAPACITOR-FXD 39UF+-10% 10VDC TA CAPACITOR-FXD 39UF+-10% 10VDC TA CAPACITOR-FXD 39UF+-10% 10VDC TA CAPACITOR-FXD -01UF +80-20% 100WVDC CER	56289 56289 56289 56289 28480	150D156X9020B2 1500396X9010B2 1500396X9010B2 1500396X9010B2 0160-2055
C6 C7 C8 C9 C1u	0160-2055 0160-2055 0160-2055 0160-2055 0160-2055		CAPACITOR-FXD .01UF +80-20% 100WVDC CER CAPACITOR-FXD .01UF +80-20% 100WVDC CER CAPACITOR-FXD .01UF +80-20% 100WVDC CER CAPACITOR-FXD .01UF +80-20% 100WVDC CER CAPACITOR-FXD .01UF +80-20% 100WVDC CER	28480 28480 28480 28480 28480	0160-2055 0160-2055 0160-2055 0160-2055 0160-2055
C11 C12 C13 C14 C15	0160-2055 0160-2055 0160-2055 0160-2055 0160-2055		CAPACITOR-FXD .01UF +80-20% 100HVDC CER CAPACITOR-FXD .01UF +80-20% 100HVDC CER CAPACITOR-FXD .01UF +80-20% 100HVDC CER CAPACITOR-FXD .01UF +80-20% 100HVDC CER CAPACITOR-FXD .01UF +80-20% 100HVDC CER	28480 28480 28480 28480 28480	0160-2055 0160-2055 0160-2055 0160-2055 0160-2055
C16 C17	0160-2055 0160-2257	1	CAPACITOR-FXD .01UF +80-20% 100WVOC CER CAPACITOR-FXD 10PF +-5% 500WVDC CER	28480 28480	0160-2055 0160-2257
E1 E2 E3	0360-0124 0360-0124 0360-0124	3	TERMINAL-STUD SGL-PIN PRESS-MTG TERMINAL-STUD SGL-PIN PRESS-MTG TERMINAL-STUD SGL-PIN PRESS-MTG	28480 28480 28480	0360-0124 0360-0124 0360-0124
R1 R2 R3 R4 R5	1810-0125 1810-0121 1810-0121 0683-2225 2100-3353	1 2 1 1	NETWORK-RES 8-PIN-SIP .125-PIN-SPCG NETWORK-RES 9-PIN-SIP .15-PIN-SPCG NETWORK-RES 9-PIN-SIP .15-PIN-SPCG RESISTOR 2.2K 53-225W FC TC=-400/+700 RESISTOR-TRMR 20K 10% C SIDE-ADJ 1-TRN	11236 28480 28480 01121 32997	750 1810-0121 1810-0121 C82225 3386X-Y46-203
R6	0683-1025	1	RESISTOR 1K 5% -25W FC TC=-400/+600	01121	CB1025
U11 U12 U13 U21 U22	1820-1100 1820-1112 1820-0207 1820-1346 1820-1346	2 2 1 4	IC-DIGITAL SN74298N TTL QUAD 2 IC-DIGITAL SN74LS74N TTL LS DUAL IC-DIGITAL 9401PC TTL MONOSTBL IC-DIGITAL TMS3120NC PMOS QUAD IC-DIGITAL TMS3120NC PMOS QUAD	01295 01295 07263 01295 01295	SN74298N SN74L S74N 9601PC TMS3120NC TMS3120NG
U23 U24 U25 U26 U27	1820-1112 1820-0693 1820-1210 1820-1199 1820-1199	1 1 4	IC-DIGITAL SN74LS74N TTL LS DUAL IC-DIGITAL SN74S74N TTL S DUAL IC-DIGITAL SN74LS51N TTL LS DUAL 2 IC-DIGITAL SN74LS64N TTL LS HEX 1 IC-DIGITAL SN74LS64N TTL LS HEX 1	01295 01295 01295 01295 01295	SN74LS74N SN74S74N SN74LS51N SN74LS04N SN74LS04N
U28 U31 U32 U33 U34	18 20-1244 18 20-1195 18 20-1100 18 20-1208 18 20-0685	1 2 2 1	IC-DIGITAL SN74LS153N TTL LS 4 IC-DIGITAL SN74LS175N TTL LS QUAD IC-DIGITAL SN74298N TTL QUAD 2 IC-DIGITAL SN74LS32N TTL LS QUAD 2 OR IC-DIGITAL SN74S10N JTL S TPL 3 NAND	01295 01295 01295 01295 01295	SN74L S1 53N SN74L S1 75N SN742 98N SN74L S32N SN74S 10N
U35 U36 U37 U38 U41	1820-0681 1820-1211 1820-1201 1820-1208 1820-1346	1 1 1	IC-DIGITAL SN74SOON TTL S QUAD 2 NAND IC-DIGITAL SN74LSBON TTL LS QUAD 2 IC-DIGITAL SN74LSOBN TTL LS QUAD 2 AND IC-DIGITAL SN74LS32N TTL LS QUAD 2 OR IC-DIGITAL TN5312ONC PMOS QUAD	01295 01295 01295 01295 01295	SN74S00N SN74L S86N SN74L S08N SN74L S32N TMS3120NC
U42 U43 U44 U45 U46	1820-1346 1820-0629 1820-1199 1820-1206 1820-0687	1 1 1	IC-DIGITAL TMS3120NC PMOS QUAD IC-DIGITAL SN74S112N TTL S DUAL J-K IC-DIGITAL SN74LS04N TTL LS HEX I IC-DIGITAL SN74LS2TN TTL LS TPL 3 NOR IC-DIGITAL SN74S15N TTL S TPL 3 AND	01295 01295 01295 01295 01295	TMS3120NG SN745112N SN74L S04N SN74L S27N SN74S15N
U47 U48 U51 U52 U58	1820-1245 1820-0713 1820-1195 1820-1199 1820-1107	1	IC-DIGITAL SN74LS155N TTL LS DUAL 2 IC-DIGITAL SN74LS15N TTL BIN SYNCHRO IC-DIGITAL SN74LS175N TTL LS QUAD IC-DIGITAL SN74LS04N TTL LS HEX 1 IC-DIGITAL SN74L66N TTL R-S PRL-IN	01295 01295 01295 01295 01295	SN74LS155N SN74L63N SN74L5175N SN74LS04N SN74L66N
W1 W1A W1B W1C W1D W1E W1F	12 CO-0482 12 58-0124 12 58-0124 12 58-0124 12 58-0124 12 58-0124 12 58-0124	6	SOCKET-IC 16-CONT DIP-SLDR PIN-PROGRAMMING JUMPER; 30 CONTACT PIN-PROGRAMMING JUMPER; 30 CONTACT PIN-PROGRAMMING JUMPER; 30 CONTACT PIN-PROGRAMMING JUMPER; 30 CONTACT RIN-PROGRAMMING JUMPER; 30 CONTACT PIN-PROGRAMMING JUMPER; 30 CONTACT PIN-PROGRAMMING JUMPER; 30 CONTACT	91506 91506 91506 91506 91506 91506 91506	516-AG110 8136-475G1 8136-475G1 8136-475G1 8136-475G1 8136-475G1 8136-475G1
XU29 XU39 XU49 XU210 . XU310 XU410	1200-0541 1200-0541 1200-0541 1200-0541 1200-0541 1200-0541	6	SOCKET-IC 24-CONT DIP DIP-SLDR SOCKET-IC 24-CONT DIP DIP-SLDR SOCKET-IC 24-CONT DIP DIP-SLDR SOCKET-IC 24-CONT DIP DIP-SLDR SOCKET-IC 24-CONT DIP DIP-SLDR SOCKET-IC 24-CONT DIP DIP-SLDR SOCKET-IC 24-CONT DIP DIP-SLDR	28480 28480 28480 28480 28480 28480	1200-0541 1200-0541 1200-0541 1200-0541 1200-0541 1200-0541